Intel Core Ultra 7 265K CPU Tested In AIDA64, Good L1 & L3 Cache Performance But Slower L2
Intel Core Ultra 7 265K CPU Tested In AIDA64, Good L1 & L3 Cache Performance But Slower L2
Intel Core Ultra 7 265K CPU shows great improvements over predecessors in L1 & L3 cache speed but fails to impress with L2 cache.
We have already seen several benchmarks of the upcoming Arrow Lake chips on Geekbench, but this recent AIDA64 benchmark for the Intel Core Ultra 7 265K CPU reveals a lot more about them. It looks like the performance flaws in some areas can be due to poor optimizations or early samples but at the same time, the chip shows some great improvements in the cache, particularly the L1 & L3.
@9550pro posted a picture of the AIDA64 Cache & Memory Benchmark. The system configuration details include the Intel Core Ultra 7 265K CPU or KF variant paired with a DDR5 RAM kit clocked at 6400 MT/s with CL 32-40-40-80 timings.
As we can see from the results, the memory latency is quite high at 75.8ns, which suggests poor IMC optimizations. Compared to the Raptor Lake chips when paired with a similar or even higher CL kit, we get a lower or similar latency but the Core Ultra 7 265K seems to be not communicating as quickly as it should.
As for the cache memory performance, the L1 & L3 caches on the Intel Core Ultra 7 265K CPU are performing on par with their predecessors. We get 5032.1/3508.0/7265.1 GBps of Read/Write/Copy performance with the L1 cache and 2222.4/1247.8/988.79 GBps with the L3 cache. Both the L1 and L3 cache are bringing some good improvements over the predecessors but something is off when we look at the L2 cache.
Note here that the L2 cache performance is significantly poorer than the Raptor Lake chips. Even though the latency is pretty good, the Core Ultra 7 265K seems poorly optimized. It is possible that this is due to the lower ring clock speeds or it is also possible that the the BIOS version used is not matured yet.
For those who don't know about Ring Bus, it's a communication architecture for Intel CPUs to allow communication between the cores, caches, memory controller, etc. where they are connected circularly. Slower Ring Bus clocks can increase the cache latency, which is why we see the memory latency higher than the predecessors. Still, as multiple factors can affect the final results, we aren't sure if this problem is really due to the lower Ring Bus clocks or the early BIOS version.
The Intel Core Ultra 7 265K CPU will replace the Core i7 14700K and the 13700K and will feature 20 cores (8P+12E) with clock speeds as 3.9 GHz at base & 5.5GHz at boost for P-cores and 3.3 GHz at base and 4.6 GHz at boost for the E-cores. Recently, the 265K was spotted in the CPU-Z benchmark, where it delivered faster single-core performance than Ryzen 9950X.
News Source: @9550pro
What's Your Reaction?
